

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date  
7 October 2004 (07.10.2004)

PCT

(10) International Publication Number  
WO 2004/086128 A1

(51) International Patent Classification<sup>7</sup>: G02F 1/133

(21) International Application Number:  
PCT/KR2004/000659

(22) International Filing Date: 24 March 2004 (24.03.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
10-2003-0018196 24 March 2003 (24.03.2003) KR

(71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Mae-tan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): KIM, Chang-Yeong [KR/KR]; Jinsan Maeul Samsung 5-cha Apt. 502-1305, 1161, Bojeong-ri, Gusung-myeon, Yongin-si, Gyeonggi-do 449-913 (KR). HONG, Mun-Pyo [KR/KR]; Hansol Maeul Cheonggu Apt. 112-205, Jeongja-dong, Bundang-gu, Seongnam-si, Gyeonggi-do 101-116 (KR).

LEE, Seong-Deok [KR/KR]; Shinil Apt. 102-1301, 15, Youngduck-ri, Giheung-eup, Yongin-si, Gyeonggi-do 449-908 (KR). ROH, Nam-Seok [KR/KR]; Hyojachon Hwasung Apt. 607-703, Seodang-dong, Bungdang-gu, Seongnam-si, Gyeonggi-do 463-769 (KR).


(74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33, Yoksam-dong, Kangnam-Ku, Seoul 135-080 (KR).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR,

[Continued on next page]

(54) Title: FOUR COLOR LIQUID CRYSTAL DISPLAY



(57) Abstract: A four color liquid crystal display is provided, which includes: a plurality of first and second dots arranged in a matrix, pixels each of the first dots including three primary color pixels and each of the second dots including two primary color pixels and a white pixel, each pixel including a pixel electrode and a switching element; a plurality of gate lines extending in a row direction for transmitting a gate signal to the switching elements; and a plurality of data lines extending in a column direction for transmitting data signals to the switching elements, wherein the first dots and the second dots are alternately arranged both in a row direction and in a column direction.

WO 2004/086128 A1



GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR, OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

— *with international search report*

## Description

### FOUR COLOR LIQUID CRYSTAL DISPLAY

#### Technical Field

[1] The present invention relates to a four color liquid crystal display.

#### Background Art

[2] Generally, a liquid crystal display (LCD) includes a liquid crystal panel assembly including two panels provided with two kinds of field generating electrodes such as pixel electrodes and a common electrode and a liquid crystal layer with dielectric anisotropy interposed therebetween. The variation of the voltage difference between the field generating electrodes, i.e., the variation in the strength of an electric field generated by the electrodes changes the transmittance of the light passing through the LCD, and thus desired images are obtained by controlling the voltage difference between the electrodes.

[3] The LCD includes a plurality of pixels with pixel electrodes and red (R), green (G) and blue (B) color filters. The pixels are driven to perform display operation by way of the signals applied thereto through display signal lines. The signal lines include gate lines (or scanning signal lines) for carrying the scanning signals, and data lines for carrying data signals. Each pixel has a thin film transistor (TFT) connected to one of the gate lines and one of the data lines to control the data signals applied to the pixel electrode.

[4] Meanwhile, there are several types of arrangement of the red (R), green (G) and blue (B) color filters. Examples are a stripe type where the color filters of the same color are arranged in the same pixel columns, a mosaic type where the red, green and blue color filters are arranged in turn along the row and column directions, and a delta type where the pixels are arranged zigzag in the column direction and the red, green and blue color filters are arranged in turn. The delta type correctly represents a circle or a diagonal line.

[5] Since the luminance of a conventional LCD is relatively poor, a four color LCD including white pixels are suggested. The addition of the white pixels decreases color concentration and yields the decrease of other pixels, in particular, blue pixels when maintaining the resolution. For the striped arrangement, the addition of the white pixels also requires additional data lines. For the mosaic arrangement, the addition of the white pixels reduces the number of the data lines but increases the number of the gate lines twice.

[6] A technique called sub-pixel rendering may improve the reduction of color concentration, the increase of the data lines in the striped arrangement, and the increase of the gate lines in the mosaic arrangement. However, since the resolution in the row direction is decreased compared with actual resolution, the rendering is not inadequate for a monitor displaying fine images such as texts although it is proper to motion images displayed by TV, etc.

### Disclosure of Invention

#### Technical Problem

[7] A motivation of the present invention is to solve the problems of the conventional LCD.

#### Technical Solution

[8] A four color liquid crystal display is provided, which includes: a plurality of first and second dots arranged in a matrix, each of the first dots including three primary color pixels and each of the second dots including two primary color pixels and a white pixel, each pixel including a pixel electrode and a switching element; a plurality of gate lines extending in a row direction for transmitting a gate signal to the switching elements; and a plurality of data lines extending in a column direction for transmitting data signals to the switching elements, wherein the first dots and the second dots are alternately arranged both in a row direction and in a column direction.

[9] The three primary color pixels in the first dots may include red, green and blue pixels.

[10] The two primary color pixels in the second dots may include red and green pixels. The red, green, and blue pixels included in the first dot are arranged in sequence and the red, green, and white pixels in the second dot are arranged in sequence. Alternatively, the red, blue, and green pixels included in the first dot are arranged in sequence and the red, white, and green pixels in the second dot are arranged in sequence. The blue pixels and the white pixels are preferably rendered.

[11] The two primary color pixels included in the second dots include green and blue pixels. The red, green, and blue pixels included in the first dots are arranged in sequence and the white, green, and blue pixels in the second dots are arranged in sequence. Alternatively, the red, blue, and green pixels included in the first dots are arranged in sequence and the white, blue, and green pixels in the second dots are arranged in sequence. The red pixels and the white pixels are preferably rendered.

[12] A four color liquid crystal display is provided, which includes: a plurality of first to third dots arranged in a matrix, each of the first dots including red, green, and blue

pixels, each of the second dots including red, green, and white pixels, and each of the third dots including green, blue, and white pixels, each pixel including a pixel electrode and a switching element; a plurality of gate lines extending in a row direction for transmitting a gate signal to the switching elements; and a plurality of data lines extending in a column direction for transmitting data signals to the switching elements, wherein the first dots and the second dots are alternately arranged in a row direction, the first dots and the third dots are alternately arranged in the row direction, the first dots are arranged adjacent to each other in a column direction, and the second and the third dots are alternately arranged in the column direction.

[13] The red, green, and blue pixels included in the first dots are arranged in sequence, the red, green, and white pixels in the second dots are arranged in sequence, and the white, green, and blue pixels in the third dots are arranged in sequence. Alternatively, the red, blue, and green pixels included in the first dots are arranged in sequence, the red, white, and green pixels in the second dots are arranged in sequence, and the white, blue, and green pixels in the third dots are arranged in sequence.

[14] The blue pixels and the white pixels are rendered and the red pixels and the white pixel are rendered.

#### **Advantageous Effects**

[15] This simplifies the data conversion of three color image data into four color image data and gives a sub-pixel rendering effect.

#### **Description of Drawings**

[16] The present invention will become more apparent by describing embodiments thereof in detail with reference to the accompanying drawings in which:

[17] Fig. 1 is a block diagram of an LCD according to an embodiment of the present invention;

[18] Fig. 2 is an equivalent circuit diagram of a pixel of an LCD according to an embodiment of the present invention;

[19] Figs. 3 and 4 illustrate a spatial arrangement of pixels of an LCD according to an embodiment of the present invention;

[20] Fig. 6 is a layout view of an exemplary TFT array panel for an LCD according to an embodiment of the present invention;

[21] Fig. 7 is a sectional view of the TFT array panel shown in Fig. 5 taken along the line VI-VI'; and

[22] Figs. 8-12 illustrate spatial arrangements of pixels of LCDs according to embodiments of the present invention.

### Best Mode

[23] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the inventions are shown.

[24] In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being 'on' another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being 'directly on' another element, there are no intervening elements present.

[25] Now, LCDs thereof according to embodiments of this invention will be described in detail with reference to the accompanying drawings.

[26] Fig. 1 is a block diagram of an LCD according to an embodiment of the present invention and Fig. 2 is an equivalent circuit diagram of a pixel of an LCD according to an embodiment of the present invention.

[27] Referring to Fig. 1, an LCD according to an embodiment of the present invention includes a LC panel assembly 300, a gate driver 400 and a data driver 500 which are connected to the panel assembly 300, a gray voltage generator 800 connected to the data driver 500, and a signal controller 600 controlling the above elements.

[28] The LC panel assembly 300, in structural view shown in Fig. 3, includes a lower panel 100, an upper panel 200 and a liquid crystal layer 3 interposed therebetween while it includes a plurality of display signal lines  $G_1 - G_n$  and  $D_1 - D_m$  and a plurality of pixels connected thereto and arranged substantially in a matrix in circuit view shown in Figs. 1 and 2.

[29] The display signal lines  $G_1 - G_n$  and  $D_1 - D_m$  are provided on the lower panel 100 and include a plurality of gate lines  $G_1 - G_n$  transmitting gate signals (called scanning signals) and a plurality of data lines  $D_1 - D_m$  transmitting data signals. The gate lines  $G_1 - G_n$  extend substantially in a row direction and are substantially parallel to each other, while the data lines  $D_1 - D_m$  extend substantially in a column direction and are substantially parallel to each other.

[30] Each pixel includes a switching element Q connected to the display signal lines  $G_1 - G_n$  and  $D_1 - D_m$ , and an LC capacitor  $C_{LC}$  and a storage capacitor  $C_{ST}$  that are connected to the switching element Q. The storage capacitor  $C_{ST}$  may be omitted if unnecessary.

[31] The switching element Q such as a TFT is provided on the lower panel 100 and has three terminals: a control terminal connected to one of the gate lines  $G_1 - G_n$ ; an input

terminal connected to one of the data lines  $D_1$  -  $D_m$ ; and an output terminal connected to the LC capacitor  $C_{LC}$  and the storage capacitor  $C_{ST}$ .

[32] The LC capacitor  $C_{LC}$  includes a pixel electrode 190 on the lower panel 100, a common electrode 270 on the upper panel 200, and the LC layer 3 as a dielectric between the electrodes 190 and 270. The pixel electrode 190 is connected to the switching element Q, and the common electrode 270 covers the entire surface of the upper panel 100 and is supplied with a common voltage  $V_{com}$ . Alternatively, both the pixel electrode 190 and the common electrode 270, which have shapes of bars or stripes, are provided on the lower panel 100.

[33] The storage capacitor  $C_{ST}$  is an auxiliary capacitor for the LC capacitor  $C_{LC}$ . The storage capacitor  $C_{ST}$  includes the pixel electrode 190 and a separate signal line (not shown), which is provided on the lower panel 100, overlaps the pixel electrode 190 via an insulator, and is supplied with a predetermined voltage such as the common voltage  $V_{com}$ . Alternatively, the storage capacitor  $C_{ST}$  includes the pixel electrode 190 and an adjacent gate line called a previous gate line, which overlaps the pixel electrode 190 via an insulator.

[34] For color display, each pixel represents its own color by providing one of a plurality of color filters 230 in an area occupied by the pixel electrode 190. The color filter 230 shown in Fig. 2 is provided in the corresponding area of the upper panel 200. Alternatively, the color filter 230 is provided on or under the pixel electrode 190 on the lower panel 100.

[35] The color of the color filter 230 is one of the primary colors such as red, green blue, and white. Hereinafter, a pixel is referred to as red, green, blue or white pixel based on the color represented by the pixel and indicated by reference numeral R, G, B or W, which is also used to indicate a pixel area occupied by the pixel. The white pixel W may have no color filter.

[36] A pair of polarizers (not shown) polarizing incident light are attached on the outer surfaces of the panels 100 and 200 of the panel assembly 300.

[37] An exemplary spatial arrangement of pixels of LCDs according to an embodiment of the present invention is described with reference to Figs. 3 and 4.

[38] Figs. 3 and 4 illustrate an arrangement of pixels of LCDs according to an embodiment of the present invention.

[39] Referring to Figs. 3 and 4, a plurality of pixels are arranged in a matrix including a plurality of pixel row and a plurality of pixel columns.

[40] Each pixel row includes pixels representing four colors, i.e., red pixels R, green

pixels G, blue pixels B, and white pixels W. The sequence of the pixels in a pixel row is the red pixel R, the green pixel G, and the blue/white pixel B/W.

[41] The pixel columns include a plurality of bicolor columns and a plurality of unicolor columns. Each bicolor column includes blue pixels B and white pixels W and each unicolor column includes either red pixels R or green pixels G.

[42] A group of pixels including a red pixel R, a green pixel G, and a blue pixel B that are sequentially arranged in a row is referred to as a blue dot 51, and a group of pixels including a red pixel R, a green pixel G, and a white pixel W that are sequentially arranged in a row is referred to as a white dot 52. Then, the blue dots 51 and the white dots 52 are alternately arranged both in the row direction and in the column direction.

[43] Let us consider a set 50 of dots arranged in a  $2 \times 2$  matrix as shown in Fig. 3. A blue dot 51 and a white dot 52 are sequentially arranged in a first row 1X, while a white dot 52 and a blue dot 51 are sequentially arranged in a second row 2X. Similarly, a blue dot 51 and a white dot 52 are sequentially arranged in a first column 1Y, while a white dot 52 and a blue dot 51 are sequentially arranged in a second column 2X.

[44] The dot set 50 shown in Fig. 3 is repeatedly arranged in the row direction and the column direction as shown in Fig. 4.

[45] In this arrangement, the number of the blue pixels B or the white pixels W is half of the number of the red pixels R or the green pixels G. In addition, the resolution of the red and the green pixels R and G in the LCD shown in Figs. 3 and 4 is equal to that of three-color LCD. However, the resolution of the blue pixels is decreased since additional white pixels substitute some of the blue pixels. Accordingly, the blue pixels B and the white pixels are rendered, which is called two color rendering.

[46] Figs. 5A and 5B illustrate an example of two-color rendering according to an embodiment of the present invention. In Figs. 5A and 5B, squares including hatched circles indicate blue pixels and the other squares indicate white pixels. Diamonds are logical pixels that have black points indicating data sample points.

[47] Referring to Fig. 5A, a blue data for a blue pixel is distributed to the blue pixel and neighboring white pixels in the logical pixel including the blue pixel. Similarly, referring to Fig. 5B, a white data for a white pixel is distributed to the white pixel and neighboring blue pixels in the logical pixel including the white pixel. Here, the white data for the white pixel is actually a blue data for a blue pixel that have been existent before being substituted by the white pixel.

[48] This two color rendering simplifies the data conversion of three color image data into four color image data and gives a sub-pixel rendering effect.

[49] Since the variation of the amount of the blue light is relatively insensitive to a person compared with red and green light, and hence, the influence of the reduction of the blue pixels B on the image quality is relatively small. The decrease of the blue light is compensated by using a backlight lamp that emits light including increased blue component. In addition, since the white pixels W only contributes to the luminance without changing the color, it does not affect on the image quality.

[50] An exemplary detailed structure of a TFT array panel for an LCD according to an embodiment of the present invention will be described with reference to Figs. 6 and 7.

[51] Fig. 6 is a layout view of an exemplary TFT array panel for an LCD according to an embodiment of the present invention, and Fig. 7 is a sectional view of the TFT array panel shown in Fig. 6 taken along the line VII-VII'.

[52] A plurality of gate lines 121 for transmitting gate signals are formed on an insulating substrate 110. Each gate line 121 extends substantially in a transverse direction and a plurality of portions of each gate line 121 form a plurality of gate electrodes 123. Each gate line 121 includes a plurality of expansions 127 protruding downward.

[53] The gate lines 121 include a low resistivity conductive layer preferably made of Ag containing metal such as Ag and Ag alloy or Al containing metal such as Al and Al alloy. The gate lines 121 may have a multilayered structure including a low resistivity conductive layer and another layer preferably made of Cr, Ti, Ta, Mo or their alloys such as MoW alloy having good physical, chemical and electrical contact characteristics with other materials such as ITO (indium tin oxide) and IZO (indium zinc oxide). A good exemplary combination of such layers is Cr and Al-Nd alloy.

[54] The lateral sides of the gate lines 121 are tapered, and the inclination angle of the lateral sides with respect to a surface of the substrate 110 ranges about 30-80 degrees.

[55] A gate insulating layer 140 preferably made of silicon nitride (SiNx) is formed on the gate lines 121.

[56] A plurality of semiconductor islands 154 preferably made of hydrogenated amorphous silicon (abbreviated to 'a-Si') are formed on the gate insulating layer 140.

[57] A plurality of ohmic contact islands 163 and 165 preferably made of silicide or n+ hydrogenated a-Si heavily doped with n type impurity are formed on the semiconductor islands 154. The ohmic contact islands 163 and 165 are located in pairs on the semiconductor islands 154.

[58] The lateral sides of the semiconductor islands 154 and the ohmic contacts 163 and 165 are tapered, and the inclination angles thereof are preferably in a range between

about 30-80 degrees.

- [59] A plurality of data lines 171, a plurality of drain electrodes 175, and a plurality of storage capacitor conductors 177 are formed on the ohmic contacts 163 and 165 and the gate insulating layer 140.
- [60] The data lines 171 for transmitting data voltages extend substantially in the longitudinal direction and intersect the gate lines 121. A plurality of branches of each data line 171, which extend toward the drain electrodes 175, form a plurality of source electrodes 173. Each pair of the source electrodes 173 and the drain electrodes 175 are separated from each other and opposite each other with respect to a gate electrode 123. A gate electrode 123, a source electrode 173, and a drain electrode 175 along with a semiconductor island 154 form a TFT having a channel formed in the semiconductor island 154 disposed between the source electrode 173 and the drain electrode 175.
- [61] The storage capacitor conductors 177 overlap the expansions 127 of the gate lines 121.
- [62] The data lines 171, the drain electrodes 175, and the storage capacitor conductors 177 also include a low resistivity conductive layer preferably made of Ag containing metal such as Ag and Ag alloy or Al containing metal such as Al and Al alloy. The data lines 171, the drain electrodes 175, and the storage capacitor conductors 177 may have a multilayered structure including a low resistivity conductive layer and another layer preferably made of Cr, Ti, Ta, Mo or their alloys such as MoW alloy having good physical, chemical and electrical contact characteristics with other materials such as ITO (indium tin oxide) and IZO (indium zinc oxide). A good exemplary combination of such layers is Cr and Al-Nd alloy.
- [63] The lateral sides of the data lines 171, the drain electrodes 175, and the storage capacitor conductors 177 are tapered, and the inclination angle of the lateral sides with respect to a surface of the substrate 110 ranges about 30-80 degrees.
- [64] The ohmic contacts 163 and 165 interposed only between the underlying semiconductor islands 154 and the overlying data lines 171 and the overlying drain electrodes 175 thereon and reduce the contact resistance therebetween.
- [65] A passivation layer 180 is formed on the data lines 171, the drain electrodes 175, the storage conductors 177, and the exposed portions of the semiconductor islands 154. The passivation layer 180 is preferably made of photosensitive organic material having a good flatness characteristic, low dielectric insulating material such as a-Si:CO and a-Si:O:F formed by plasma enhanced chemical vapor deposition (PECVD), or inorganic material such as silicon nitride. Alternatively, the passivation layer 180 may

includes both a  $\text{Si}_\text{N}_\text{X}$  film and an organic film.

[66] The passivation layer 180 has a plurality of contact holes 185, 187 and 189 exposing the drain electrodes 175, the storage conductors 177, and end portions 179 of the data lines 171, respectively. The passivation layer 180 and the gate insulating layer 140 has a plurality of contact holes 182 exposing end portions 125 of the gate lines 121.

[67] A plurality of pixel electrodes 190 and a plurality of contact assistants 92 and 97, which are preferably made of IZO or ITO, are formed on the passivation layer 180.

[68] The pixel electrodes 190 are physically and electrically connected to the drain electrodes 175 through the contact holes 185 and to the storage capacitor conductors 177 through the contact holes 187 such that the pixel electrodes 190 receives the data voltages from the drain electrodes 175 and transmits the received data voltages to the storage capacitor conductors 177.

[69] Referring back to Fig. 2, the pixel electrodes 190 supplied with the data voltages generate electric fields in cooperation with the common electrode 270 on the other panel 200, which reorient liquid crystal molecules in the liquid crystal layer 3 disposed therebetween.

[70] As described above, a pixel electrode 190 and a common electrode 270 form a liquid crystal capacitor  $C_{LC}$ , which stores applied voltages after turn-off of the TFT Q. An additional capacitor called a 'storage capacitor,' which is connected in parallel to the liquid crystal capacitor  $C_{LC}$ , is provided for enhancing the voltage storing capacity. The storage capacitors are implemented by overlapping the pixel electrodes 190 with the gate lines 121 adjacent thereto (called 'previous gate lines'). The capacitances of the storage capacitors, i.e., the storage capacitances are increased by providing the expansions 127 at the gate lines 121 for increasing overlapping areas and by providing the storage capacitor conductors 177, which are connected to the pixel electrodes 190 and overlap the expansions 127, under the pixel electrodes 190 for decreasing the distance between the terminals.

[71] The pixel electrodes 190 overlap the gate lines 121 and the data lines 171 to increase aperture ratio but it is optional.

[72] The contact assistants 92 and 97 are connected to the exposed end portions 125 of the gate lines 121 and the exposed end portions 179 of the data lines 171 through the contact holes 182 and 189 respectively. The contact assistants 92 and 97 are not requisites but preferred to protect the exposed portions 125 and 179 and to complement the adhesiveness of the exposed portion 125 and 179 and external

devices.

[73] According to another embodiment of the present invention, the pixel electrodes 190 are made of transparent conductive polymer. For a reflective or transflective LCD, the pixel electrodes 190 include opaque reflective metal.

[74] Referring back to Fig. 1, the gray voltage generator 800 generates two sets of a plurality of gray voltages related to the transmittance of the pixels. The gray voltages in one set have a positive polarity with respect to the common voltage  $V_{com}$ , while those in the other set have a negative polarity with respect to the common voltage  $V_{com}$ .

[75] The gate driver 400 is connected to the gate lines  $G_1 - G_n$  of the panel assembly 300 and synthesizes the gate-on voltage  $V_{on}$  and the gate off voltage  $V_{off}$  from an external device to generate gate signals for application to the gate lines  $G_1 - G_n$ .

[76] The data driver 500 is connected to the data lines  $D_1 - D_m$  of the panel assembly 300 and applies data voltages selected from the gray voltages supplied from the gray voltage generator 800 to the data lines  $D_1 - D_m$ .

[77] The signal controller 600 controls the drivers 400 and 500.

[78] Now, the operation of the LCD will be described in detail.

[79] The signal controller 600 is supplied with three-color image signals R, G and B and input control signals controlling the display thereof such as a vertical synchronization signal  $V_{sync}$ , a horizontal synchronization signal  $H_{sync}$ , a main clock  $MCLK$ , and a data enable signal  $DE$ , from an external graphic controller (not shown). The signal controller 610 converts the three-color image signals R, G and B into four-color image signals and processes the four-color image signals suitable for the operation of the panel assembly 300 on the basis of the input control signals and the input image signals R, G and B. In addition, the signal controller 600 generates gate control signals  $CONT1$  and data control signals  $CONT2$  for controlling the processed and modified image signals. The signal controller 600 provides the gate control signals  $CONT1$  for the gate driver 400, and the processed image signals and the data control signals  $CONT2$  for the data driver 500. The processing of the signal controller 600 includes the sub-pixel rendering.

[80] The gate control signals  $CONT1$  include a vertical synchronization start signal  $STV$  for informing of start of a frame, a gate clock signal  $CPV$  for controlling the output time of the gate-on voltage  $V_{on}$ , and an output enable signal  $OE$  for defining the width of the gate-on voltage  $V_{on}$ . The data control signals  $CONT2$  include a horizontal synchronization start signal  $STH$  for informing of start of a horizontal

period, a load signal LOAD or TP for instructing to apply the appropriate data voltages to the data lines  $D_1 - D_m$ , an inversion control signal RVS for reversing the polarity of the data voltages (with respect to the common voltage Vcom) and a data clock signal HCLK.

[81] The data driver 500 receives a packet of the image data for a pixel row from the signal controller 600 and converts the image data into the analog data voltages selected from the gray voltages supplied from the gray voltage generator 800 in response to the data control signals CONT2 from the signal controller 600. The data driver 500 then outputs the data voltages to the data lines  $D_1 - D_m$ .

[82] Responsive to the gate control signals CONT1 supplied from the signal controller 600, the gate driver 400 applies the gate-on voltage Von to the gate line  $G_1 - G_n$ , thereby turning on the switching elements Q connected thereto. The data voltages applied to the data lines  $D_1 - D_m$  are supplied to the pixels through the activated switching elements Q.

[83] The difference between the data voltage and the common voltage Vcom applied to a pixel is expressed as a charged voltage of the LC capacitor  $C_{LC}$ , i.e., a pixel voltage. The liquid crystal molecules have orientations depending on the magnitude of the pixel voltage and the orientations determine the polarization of light passing through the LC capacitor  $C_{LC}$ . The polarizers convert the light polarization into the light transmittance.

[84] By repeating this procedure by a unit of a horizontal period (which is indicated by 1H and equal to one period of the horizontal synchronization signal Hsync, the data enable signal DE, and a gate clock signal), all gate lines  $G_1 - G_n$  are sequentially supplied with the gate-on voltage Von during a frame, thereby applying the data voltages to all pixels. When the next frame starts after finishing one frame, the inversion control signal RVS applied to the data driver 500 is controlled such that the polarity of the data voltages is reversed (which is called 'frame inversion'). The inversion control signal RVS may be also controlled such that the polarity of the data voltages flowing in a data line in one frame are reversed (which is called 'line inversion'), or the polarity of the data voltages in one packet are reversed (which is called 'dot inversion').

### Mode for Invention

[85] Other exemplary spatial arrangements of pixels of LCDs according to embodiments of the present invention are described with reference to Figs. 8-12.

[86] Figs. 8-12 illustrate pixel arrangements of LCDs according to embodiments of the present invention.

[87] Referring to Figs. 8-12, a plurality of pixels are arranged in a matrix including a plurality of pixel row and a plurality of pixel columns, and each pixel each pixel row includes pixels representing four colors, i.e., red pixels R, green pixels G, blue pixels B, and white pixels W. The pixel columns include a plurality of bicolor columns and a plurality of unicolor columns.

[88] Referring to Fig. 8 the sequence of the pixels in a pixel row is the red pixel R, the blue/white pixel B/W, and the green pixel G.

[89] Each bicolor column includes blue pixels B and white pixels W and each unicolor column includes either red pixels R or green pixels G.

[90] A group of pixels including a red pixel R, a blue pixel B, and a green pixel G that are sequentially arranged in a row is referred to as a blue dot 51, and a group of pixels including a red pixel R, a white pixel W, and a green pixel G that are sequentially arranged in a row is referred to as a white dot 52. Then, the blue dots 51 and the white dots 52 are alternately arranged both in the row direction and in the column direction.

[91] Let us consider a set 50 of dots arranged in a  $2 \times 2$  matrix as shown in Fig. 8. A blue dot 51 and a white dot 52 are sequentially arranged in a first row 1X, while a white dot 52 and a blue dot 51 are sequentially arranged in a second row 2X. Similarly, a blue dot 51 and a white dot 52 are sequentially arranged in a first column 1Y, while a white dot 52 and a blue dot 51 are sequentially arranged in a second column 2X.

[92] The dot set 50 shown in Fig. 8 is repeatedly arranged in the row direction and the column direction.

[93] In this arrangement, the number of the blue pixels B or the white pixels W is half of the number of the red pixels R or the green pixels G. The two color rendering is performed for the blue pixels B and the white pixels W for increasing the resolution.

[94] Referring to Fig. 9 the sequence of the pixels in a pixel row is the red/white pixel R/W, the green pixel G, and the blue pixel B.

[95] Each bicolor column includes red pixels R and white pixels W and each unicolor column includes either green pixels G or blue pixels B.

[96] A group of pixels including a red pixel R, a green pixel G, and a blue pixel B that are sequentially arranged in a row is referred to as a red dot 51, and a group of pixels including a white pixel W, a green pixel G, and a blue pixel B that are sequentially arranged in a row is referred to as a white dot 52. Then, the red dots 51 and the white dots 52 are alternately arranged both in the row direction and in the column direction.

[97] Let us consider a set 50 of dots arranged in a  $2 \times 2$  matrix as shown in Fig. 8. A red dot 51 and a white dot 52 are sequentially arranged in a first row 1X, while a white dot

52 and a red dot 51 are sequentially arranged in a second row 2X. Similarly, a red dot 51 and a white dot 52 are sequentially arranged in a first column 1Y, while a white dot 52 and a red dot 51 are sequentially arranged in a second column 2X.

- [98] The dot set 50 shown in Fig. 9 is repeatedly arranged in the row direction and the column direction.
- [99] In this arrangement, the number of the red pixels R or the white pixels W is half of the number of the green pixels G or the blue pixels B. The two color rendering is performed for the red pixels R and the white pixels W for increasing the resolution.
- [100] Referring to Fig. 10, the sequence of the pixels in a pixel row is the red/white pixel R/W, the green pixel G, and the blue pixel B.
- [101] Each bicolor column includes red pixels R and white pixels W and each unicolor column includes either green pixels G or blue pixels B.
- [102] A group of pixels including a red pixel R, a blue pixel B, and a green pixel G that are sequentially arranged in a row is referred to as a red dot 51, and a group of pixels including a white pixel W, a blue pixel B, and a green pixel G that are sequentially arranged in a row is referred to as a white dot 52. Then, the red dots 51 and the white dots 52 are alternately arranged both in the row direction and in the column direction.
- [103] Let us consider a set 50 of dots arranged in a 2×2 matrix as shown in Fig. 10. A red dot 51 and a white dot 52 are sequentially arranged in a first row 1X, while a white dot 52 and a red dot 51 are sequentially arranged in a second row 2X. Similarly, a red dot 51 and a white dot 52 are sequentially arranged in a first column 1Y, while a white dot 52 and a red dot 51 are sequentially arranged in a second column 2X.
- [104] The dot set 50 shown in Fig. 10 is repeatedly arranged in the row direction and the column direction.
- [105] In this arrangement, the number of the red pixels R or the white pixels W is half of the number of the green pixels G or the blue pixels B. The two color rendering is performed for the red pixels R and the white pixels W for increasing the resolution.
- [106] Referring to Fig. 11, the sequence of the pixels in a pixel row is the red pixel R, the green pixel G, and the blue pixel B; the red pixel R, the green pixel G, and the white pixel W; or the white pixel W, the green pixel G, and the blue pixel B.
- [107] Each bicolor column includes either red pixels R and white pixels W or blue pixels B and white pixels W and each unicolor column includes one of red pixels R, green pixels G and blue pixels B.
- [108] A group of pixels including a red pixel R, a green pixel G, and a blue pixel B that are sequentially arranged in a row is referred to as a normal dot 51, a group of pixels

including a red pixel R, a green pixel G, and a white pixel W that are sequentially arranged in a row is referred to as a blueless dot 52, and a group of pixels including a white pixel W, a green pixel G, and a blue pixel B that are sequentially arranged in a row is referred to as a redless dot 53. Then, the normal dots 51 and the blueless/redless dots 52/53 are alternately arranged in the row direction. The normal dots 51 form their own columns (referred to as 'unidot columns' hereinafter), while the blueless dots 52 and the redless dots 53 are alternately arranged in the column direction to form 'bidot columns.' The unidot columns and the bidot columns are alternately arranged.

[109] Referring to Fig. 11, let us consider a set of dots arranged in a  $2 \times 2$  matrix. A normal dot 51 and a blueless dot 52 are sequentially arranged in a first row 1X, while a normal dot 51 and a redless dot 53 are sequentially arranged in a second row 2X. On the contrary, normal dots 51 are arranged in a first column, while a blueless dot 52 and a redless dot 53 are sequentially arranged in a second column.

[110] The dot set is repeatedly arranged in the row direction and the column direction.

[111] In this arrangement, the number of the red pixels R or the blue pixels B is three fourths of the number of the green pixels G, and the number of the white pixels W is half of the number of the green pixels G or the blue pixels R. The two color rendering is performed for the red pixels R and the white pixels W and the blue pixels B and the white pixels W.

[112] Referring to Fig. 12, the sequence of the pixels in a pixel row is the red pixel R, the blue pixel B, and the green pixel G; the red pixel R, the white pixel W, and the green pixel G; or the white pixel W, the blue pixel B, and the green pixel G.

[113] Each bicolor column includes either red pixels R and white pixels W or blue pixels B and white pixels W and each unicolor column includes one of red pixels R, green pixels G and blue pixels B.

[114] A group of pixels including a red pixel R, a blue pixel B, and a green pixel G that are sequentially arranged in a row is referred to as a normal dot 51, a group of pixels including a red pixel R, a white pixel W, and a green pixel G that are sequentially arranged in a row is referred to as a blueless dot 52, and a group of pixels including a white pixel W, a blue pixel B, and a green pixel G that are sequentially arranged in a row is referred to as a redless dot 53. Then, the normal dots 51 and the blueless/redless dots 52/53 are alternately arranged in the row direction. The normal dots 51 form their own unidot columns, while the blueless dots 52 and the redless dots 53 are alternately arranged in the column direction to form bidot columns. The unidot columns and the bidot columns are alternately arranged.

[115] Referring to Fig. 12, let us consider a set of dots arranged in a  $2 \times 2$  matrix. A normal dot 51 and a blueless dot 52 are sequentially arranged in a first row 1X, while a normal dot 51 and a redless dot 53 are sequentially arranged in a second row 2X. On the contrary, normal dots 51 are arranged in a first column, while a blueless dot 52 and a redless dot 53 are sequentially arranged in a second column.

[116] The dot set is repeatedly arranged in the row direction and the column direction.

[117] In this arrangement, the number of the red pixels R or the blue pixels B is three fourths of the number of the green pixels G, and the number of the white pixels W is half of the number of the green pixels G or the blue pixels R. The two color rendering is performed for the red pixels R and the white pixels W and the blue pixels B and the white pixels W.

[118] The number of the red pixels R may be varied to be different from the number of the blue pixels B without changing the number of the white pixels W. For example, the number of the red pixels R may be seven eights of the number of the green pixels G, and the number of the blue pixels B may be five eights of the number of the green pixels G.

[119] Although preferred embodiments of the present invention have been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.

#### Industrial Applicability

[120]

#### Sequence List Text

[121]

## Claims

- [1] 1. A four color liquid crystal display comprising:
  - a plurality of first and second dots arranged in a matrix, each of the first dots including three primary color pixels and each of the second dots including two primary color pixels and a white pixel, each pixel including a pixel electrode and a switching element;
  - a plurality of gate lines extending in a row direction for transmitting a gate signal to the switching elements; and
  - a plurality of data lines extending in a column direction for transmitting data signals to the switching elements,
- wherein the first dots and the second dots are alternately arranged both in a row direction and in a column direction.
- [2] 2. The liquid crystal display of claim 1, wherein the three primary color pixels in the first dots include red, green and blue pixels.
- [3] 3. The liquid crystal display of claim 2, wherein the two primary color pixels in the second dots include red and green pixels.
- [4] 4. The liquid crystal display of claim 3, wherein the red, green, and blue pixels included in the first dot are arranged in sequence and the red, green, and white pixels in the second dot are arranged in sequence.
- [5] 5. The liquid crystal display of claim 3, wherein the red, blue, and green pixels included in the first dot are arranged in sequence and the red, white, and green pixels in the second dot are arranged in sequence.
- [6] 6. The liquid crystal display of claim 3, wherein the blue pixels and the white pixels are rendered.
- [7] 7. The liquid crystal display of claim 2, wherein the two primary color pixels included in the second dots include green and blue pixels.
- [8] 8. The liquid crystal display of claim 7, wherein the red, green, and blue pixels included in the first dots are arranged in sequence and the white, green, and blue pixels in the second dots are arranged in sequence.
- [9] 9. The liquid crystal display of claim 7, wherein the red, blue, and green pixels included in the first dots are arranged in sequence and the white, blue, and green pixels in the second dots are arranged in sequence.
- [10] 10. The liquid crystal display of claim 7, wherein the red pixels and the white pixels are rendered.

[11] 11. A four color liquid crystal display comprising:  
a plurality of first to third dots arranged in a matrix, each of the first dots including red, green, and blue pixels, each of the second dots including red, green, and white pixels, and each of the third dots including green, blue, and white pixels, each pixel including a pixel electrode and a switching element;  
a plurality of gate lines extending in a row direction for transmitting a gate signal to the switching elements; and  
a plurality of data lines extending in a column direction for transmitting data signals to the switching elements,  
wherein the first dots and the second dots are alternately arranged in a row direction, the first dots and the third dots are alternately arranged in the row direction, the first dots are arranged adjacent to each other in a column direction, and the second and the third dots are alternately arranged in the column direction.


[12] 12. The liquid crystal display of claim 11, wherein the red, green, and blue pixels included in the first dots are arranged in sequence, the red, green, and white pixels in the second dots are arranged in sequence, and the white, green, and blue pixels in the third dots are arranged in sequence.

[13] 13. The liquid crystal display of claim 11, wherein the red, blue, and green pixels included in the first dots are arranged in sequence, the red, white, and green pixels in the second dots are arranged in sequence, and the white, blue, and green pixels in the third dots are arranged in sequence.

[14] 14. The liquid crystal display of claim 3, wherein the blue pixels and the white pixels are rendered and the red pixels and the white pixel are rendered.


1/10

FIG.1



2/10

FIG.2





3/10  
FIG.3


FIG.4




SUBSTITUTE SHEET (RULE 26)


4/10

FIG.5A



5/10  
FIG.5B



6/10  
FIG. 6

7/10




FIG.



8/10  
FIG.8

FIG.9



9/10

FIG.10






FIG.11



SUBSTITUTE SHEET (RULE 26)

10/10  
FIG.12



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/KR2004/000659

## A. CLASSIFICATION OF SUBJECT MATTER

IPC7 G02F 1/133

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7 G02F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Korean Patents and applications for inventions since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

NPS: "white pixel", "white picture element"

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 10-10517 A (Fujitsu LTD.) 16 January 1998 see the whole document	1
A	JP 04-355722 A (Canon Inc.) 9 December 1992 see the whole document	1
A	JP 04-371923 A (Canon Inc.) 24 December 1992 see the whole document	1
A	JP 05-181131 A (Canon Inc.) 23 July 1993 see the whole document	1

 Further documents are listed in the continuation of Box C. See patent family annex.

\* Special categories of cited documents:  
 "A" document defining the general state of the art which is not considered to be of particular relevance  
 "E" earlier application or patent but published on or after the international filing date  
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)  
 "O" document referring to an oral disclosure, use, exhibition or other means  
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  
 "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  
 "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  
 "&" document member of the same patent family

Date of the actual completion of the international search

28 MAY 2004 (28.05.2004)

Date of mailing of the international search report

29 MAY 2004 (29.05.2004)

Name and mailing address of the ISA/KR

 Korean Intellectual Property Office  
920 Dunsan-dong, Seo-gu, Daejeon 302-701,  
Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

KOH, Jong Wook

Telephone No. 82-42-481-5989



**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International application No.  
PCT/KR2004/000659

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 10-10517 A	16 January 1998	None	
JP 04-355722 A	9 December 1992	None	
JP 04-371923 A	24 December 1992	None	
JP 05-181131 A	23 July 1993	None	

THIS PAGE BLANK (USPTO)